

APPARATUS AND METHOD FOR CELL VOLTAGE MONITORING

Technical Field

5 **[0001]** The present invention relates to electrical cell voltage monitoring devices and methods and, more particularly, electronic circuits for monitoring the output voltages of series-connected cells.

Background

10 **[0002]** Many applications, such as electrically powered vehicles, combine several cells in a series configuration called a stack to obtain higher voltages than can be obtained from each individual cell. Cells are energy sources providing direct current (DC) electrical energy, and may be battery cells, fuel cells or any kind of cells capable of providing
15 DC electrical energy and capable of being connected in series. Cells have negative output terminals and positive output terminals, each of which has an electrical potential. The output voltage of a cell is the difference between the electrical potential at its positive output terminal and the electrical potential at its negative output terminal. Expected
20 output voltages are variable within ranges determined by characteristic design features of the cells in question.

[0003] A plurality of series-connected cells is called a stack. The stack voltage of a stack is the sum of the output voltages of the cells forming the stack and is equal to the potential difference between the
25 most positive and most negative output terminals.

[0004] It is known in the art that, especially for fuel cell applications but also for battery and other applications, it is desirable to monitor the output voltages of each individual cell, or group of cells, in a stack of series-connected cells. For example, with many cells
30 connected in series, it is useful to measure the voltage of each cell (or group of cells) to verify that the stack is operating within normal and safe limits, to ensure its reliability and stability. Various electronic

circuits for monitoring the output voltages of series-connected cells are known.

[0005] FIG. 1 shows a circuit schematic of a cell voltage monitoring device 10A disclosed in U.S. Patent No. 6,147,499 to Torii et al. Referring to FIG. 1, a stack 18 comprises a plurality of series-connected cells 12. Other than the outermost two cells 12 in the stack 18, each cell 12 in the stack 18 has a positive output terminal 16 connected to a negative output terminal 14 of an adjacent cell 12 and a negative output terminal connected to a positive output terminal 16 of a different adjacent cell 12. At the outer ends of the stack 18, the one unconnected positive output terminal 16 serves as the positive stack output terminal 17 of the overall stack 18, and the one unconnected negative output terminal 14 serves as the negative stack output terminal 13 of the overall stack 18.

[0006] Measuring the output voltage of each cell 12 is a corresponding differential amplifier A which has one input connected to the positive output terminal 16 of the cell 12 and the other input connected to the negative output terminal 14 of the cell 12. Each differential amplifier A provides an output 20 corresponding to the voltage difference between the positive output terminal 16 and negative output terminal 14 of each corresponding cell 12. Each differential amplifier A is powered by an external power source $DC_1, DC_2 \dots DC_n$ applied between a positive power supply terminal 24 and a negative power supply terminal 22 of each differential amplifier A .

[0007] The differential amplifiers A are divided into a plurality of n groups $G_1, G_2 \dots G_n$ ($n \geq 2$), each group $G_1, G_2 \dots G_n$ having a suitable number of differential amplifiers A . As taught by Torii et al., in order to minimize undesirable background currents and to eliminate the need for gain trimming amplifiers, each group $G_1, G_2 \dots G_n$ has its own corresponding mutually insulated external power source $DC_1, DC_2 \dots DC_n$ and its own corresponding mutually insulated ground $GND_1,$

$GND_2 \dots GND_n$. All differential amplifiers A within a given group $G_1, G_2 \dots G_n$ will have their positive power supply terminals 24 connected to the respective common external power source $DC_1, DC_2 \dots DC_n$ provided for that group and will have their negative power supply terminals 22 connected to the respective common ground $GND_1, GND_2 \dots GND_n$ for that group. Each group $G_1, G_2 \dots G_n$ is mutually insulated from all other groups.

[0008] However, having a separate mutually insulated external power source $DC_1, DC_2 \dots DC_n$ for each group $G_1, G_2 \dots G_n$ of differential amplifiers A adds cost and complexity to the circuit, especially if there are many groups of differential amplifiers A (that is, if n is a large number). According to Torii et al., one insulating DC/DC converter is required for each group $G_1, G_2 \dots G_n$.

[0009] The fact that prior art cell voltage monitoring devices even need to have external power sources increases the cost and complexity of such devices.

Summary of Invention

[0010] According to the present invention, a cell voltage monitoring device is powered internally by the stack being measured and uses no external power sources whatsoever to power the amplification circuitry (an isolated supply will still be required to power the output side of the isolator circuits in several of the embodiments). Rather, differential amplifiers in the cell voltage monitoring device are powered by the stack itself. In particular, the invention uses various voltage points within the stack of series-connected cells to power differential amplifiers between those points.

[0011] A cell voltage monitoring device according to the invention comprises a plurality of differential amplifiers each corresponding to a cell, or group of cells, within the stack. The plurality of differential amplifiers is divided into groups, each group corresponding to a set of

series-connected cells within the stack. Within each group of differential amplifiers, the positive supply terminal of each differential amplifier is connected to the most positive output terminal of the corresponding set of series-connected cells, and the negative supply
5 terminal of each differential amplifier is connected to the most negative output terminal of the corresponding set of series-connected cells. By doing so, each group of differential amplifiers is powered by the set of series-connected cells corresponding to the group.

[0012] The number of differential amplifiers in each group is
10 selected so that the minimum expected supply voltage to each differential amplifier is greater than its minimum required supply voltage, and the maximum expected supply voltage to each differential amplifier is less than its maximum allowed supply voltage. The
15 expected supply voltage of the differential amplifiers belonging to one group is equal to the sum of the expected output voltages of the series-connected cells corresponding to that group. Therefore, the greater the number of differential amplifiers within a group, the greater the number of corresponding cells, and the greater the supply voltage to
20 differential amplifiers in that group. The minimum and maximum required supply voltage of a differential amplifier is a characteristic design feature of that differential amplifier.

[0013] The gain of each differential amplifier circuit is selected so that the maximum expected output voltage of the differential amplifier is less than its maximum output capability. The maximum output
25 capability of a differential amplifier is the maximum output voltage that the differential amplifier can provide, which is dependent on the supply voltage provided to the differential amplifier.

[0014] The differential amplifiers according to the invention produce outputs referenced to different reference grounds for each
30 group. The outputs of the differential amplifiers should be converted to a common reference ground so that the outputs can be processed by a

common CPU. It is possible to convert such outputs through analog isolators. If so, then the outputs should first undergo some form of analog conditioning in order to reduce the number of outputs to convert, given the expense of analog isolators. Alternatively, to avoid the expense of analog isolators, it is also possible to first digitize the differential amplifier outputs using a separate ADC for each group of differential amplifier outputs, and then pass the digitized group outputs through digital isolators to the CPU. Digital isolators are much less expensive than analog isolators. In any event, it is preferable to minimize the number of groups into which differential amplifiers are divided in order to correspondingly minimize the number of isolators required to convert the measured outputs to a common reference ground, balancing this factor with above-mentioned factors which may encourage increasing the number of groups. Where an ADC digitizes the outputs from an entire group of differential amplifiers, the ADC can be voltage referenced to the potential of an output terminal of the corresponding set of series-connected cells, usually to the most negative output terminal of those cells.

[0015] The cell voltage monitoring device should also preferably be used in conjunction with separate means of measuring the overall stack voltage and the group voltages (the sum of the output voltages of the series-connected cells within each group), and preferably also the stack current (the stack current being the current drawn from the stack by a load). When the stack or group voltage is not within an acceptable range, whether compared to predetermined stack or group voltage thresholds or in relation to the stack current based on known polarization curves, it is likely that the cell voltage monitoring device outputs cannot be trusted, and the CPU should preferably be programmed to reject such outputs or otherwise take corrective action. Also, some hardware could be implemented to signal the CPU that the group voltage of the cells within a group is too low and the

measurements cannot be trusted. This hardware could be as simple as a voltage comparator circuit.

Brief Description of Drawings

- 5 [0016] FIG. 1 is a circuit diagram of a prior art device for measuring the output voltages of series-connected cells within a stack, with a separate and mutually insulated external power source and ground for each group of differential amplifiers measuring the cell voltages.
- 10 [0017] FIG. 2 is a circuit diagram of a cell voltage monitoring device according to the present invention showing differential amplifiers powered internally by voltage points within the stack of series-connected cells being measured by the differential amplifiers.
- [0018] FIG. 3 is a circuit diagram of a circuit for converting to a common reference ground the outputs of the groups of differential amplifiers of FIG. 2, and for digitizing such outputs for processing by a digital controller (CPU).
- 15 [0019] FIG. 4 is a circuit diagram of an alternative circuit to that in FIG. 3, for first digitizing the differential amplifier outputs by group, and then converting the digitized group outputs to a common reference ground for processing by the digital controller (CPU).
- 20 [0020] FIG. 5 is a circuit diagram of a further alternative circuit to that in FIG. 3, for first reducing the number of differential amplifier outputs by group, and then converting the reduced set of group outputs to a common reference ground for processing by a controller (CPU).
- 25 [0021] FIG. 6 is a graph with two curves showing the expected and minimum allowable stack voltage for a given stack current.

Description

- 30 [0022] Throughout the following description, specific details are set forth in order to provide a more thorough understanding of the

invention. However, the invention may be practiced without these particulars. In other instances, well known elements have not been shown or described in detail to avoid unnecessarily obscuring the invention. Accordingly, the specification and drawings are to be regarded in an illustrative, rather than a restrictive, sense.

5 [0023] FIG. 2 is a circuit diagram of a cell voltage monitoring device 10B according to the present invention. Similar to the cell voltage monitoring device 10A in FIG. 1, the cell voltage monitoring device 10B in FIG. 2 measures the output voltages of a plurality of series-connected cells 12 in a stack 18 using a corresponding plurality of differential amplifiers A to each provide an output 20 corresponding to the difference in potential between the positive output terminal 16 and negative output terminal 14 of the corresponding cell 12. Also similar to the cell voltage monitoring device 10A, the cell voltage monitoring device 10B according to the invention divides the plurality of differential amplifiers A into a plurality of groups $G_1, G_2 \dots G_n, n \geq 2$, each having a suitable number of differential amplifiers A . Each differential amplifier A has a corresponding cell 12, and each group $G_1, G_2 \dots G_n$ of differential amplifiers A has a corresponding group of series-connected cells 12. The groups $G_1, G_2 \dots G_n$ need not have the same number of differential amplifiers A , or corresponding cells 12, as one another.

20 [0024] Referring to FIG. 2, cell voltage monitoring device 10B monitors respective output voltages of stack 18 of series-connected cells 12 by periodically or continually measuring output voltages of those cells 12. The output voltage of each cell 12 is the difference between the electrical potential at its positive output terminal 16 and the electrical potential at its negative output terminal 14. Cells 12 are connected in series to form a stack 18 having negative stack output terminal 13 and positive stack output terminal 17. Negative stack output terminal 13 is the most negative output terminal 14 of the series-connected cells 12 forming stack 18. Positive stack output terminal 17 is the most positive

25
30

output terminal 16 of the series-connected cells 12 forming stack 18. The stack voltage of stack 18 is the difference in electrical potential between the positive stack output terminal 17 and the negative stack output terminal 13 and is equal to the sum of the cell voltages of the
5 cells 12 forming stack 18. The stack current is the current drawn from stack 18 by a load connected to positive stack terminal 17 and negative stack terminal 13.

[0025] The measurements of the output voltages of the cells 12 are performed by differential amplifiers A . Preferably, the input terminals
10 of each differential amplifier A are connected across only one cell 12 and measures the output voltage of its connected cell 12. However, if any differential amplifier A is connected across more than one cell 12, those cells straddled by the inputs of differential amplifier A function as a single combined cell 12 for the purposes of this specification, and
15 differential amplifier A measures only the output voltage of this combined cell 12. In any event, each differential amplifier A provides an output 20 which is an output voltage indicative of the measured output voltage of its connected cell 12. Typically, each differential amplifier A provides an output 20 equal to its gain multiplied by the
20 output voltage of its connected cell 12. For a given cell output voltage, increasing the gain of the connected differential amplifier A produces an output 20 having a proportionally greater voltage value.

[0026] In FIG. 2, all differential amplifiers A in a given group G_1 , $G_2 \dots G_n$ are powered by the series-connected cells 12 corresponding to
25 that group. Referring to FIG. 2, all the differential amplifiers A in group G_1 have their positive supply terminals 24 connected in common to a point V_1 on stack 18 between the set of cells 12 corresponding to group G_1 and the set of cells 12 corresponding to group G_2 , and their negative supply terminals 24 connected in common to negative stack
30 output terminal 13. In other words, the positive supply terminals 24 of all the differential amplifiers in group G_1 are connected in common to

the most positive output terminal 16 of the set of cells 12 corresponding to group G_1 , and the negative supply terminals 22 of all the differential amplifiers A in group G_1 are connected in common to the most negative output terminal 14 of the set of cells 12 corresponding to group G_1 , which also serves as a reference ground GND_1 for the group G_1 . Each of the differential amplifiers A in group G_1 provides an output 20 proportional to the output voltage of its corresponding cell 12, with each output 20 being electrically referenced to the ground GND_1 for the group G_1 .

10 [0027] Similarly, all the differential amplifiers A in group G_2 have their positive supply terminals 24 connected in common to a point V_2 on stack 18 between the set of cells 12 corresponding to group G_2 and the set of cells 12 corresponding to group G_3 , and their negative supply terminals 24 connected in common to point V_1 on stack 18 between the

15 set of cells 12 corresponding to group G_1 and the set of cells 12 corresponding to group G_2 . In other words, the positive supply terminals 24 of all the differential amplifiers in group G_2 are connected in common to the most positive output terminal 16 of the set of cells 12 corresponding to group G_2 , and the negative supply terminals 22 of all

20 the differential amplifiers A in group G_2 are connected in common to the most negative output terminal 14 of the set of cells 12 corresponding to group G_2 , which also serves as a reference ground GND_2 for the group G_2 . Each of the differential amplifiers A in group G_2 provides an output 20 proportional to the output voltage of its corresponding cell 12,

25 with each output 20 being electrically referenced to the ground GND_2 for the group G_2 . Note that the most positive output terminal 16 of the set of cells 12 corresponding to group G_1 will also be the most negative output terminal 14 of the set of cells 12 corresponding to group G_2 , and so all the positive supply terminals 24 in group G_1 will actually be

30 connected in common to the same point V_1 to which all the negative supply terminals 22 in group G_2 are connected in common.

[0028] The same applies to each of the n groups $G_1, G_2 \dots G_n$. In the n^{th} group G_n , all the differential amplifiers A in group G_n have their positive supply terminals 24 connected in common to positive stack output terminal 17, and their negative supply terminals 24 connected in common to a point V_{n-1} on stack 18 between the set of cells 12 corresponding to group G_{n-1} and the set of cells 12 corresponding to group G_n . In other words, the positive supply terminals 24 of all the differential amplifiers in group G_n are connected in common to the most positive output terminal 16 of the set of cells 12 corresponding to group G_n , and the negative supply terminals 22 of all the differential amplifiers A in group G_n are connected in common to the most negative output terminal 14 of the set of cells 12 corresponding to group G_n , which also serves as a reference ground GND_n for the group G_n . Each of the differential amplifiers A in group G_n provides an output 20 proportional to the output voltage of its corresponding cell 12, with each output 20 being electrically referenced to the ground GND_n for the group G_n . The specific number of differential amplifiers A , and corresponding cells 12, shown in each group $G_1, G_2 \dots G_n$ in FIG. 2 is for illustration purposes only; each group $G_1, G_2 \dots G_n$ can have any number of differential amplifiers A and corresponding cells 12 depending on operational requirements.

[0029] Given the power supply connections described above, it will be clear to one skilled in the art that the magnitude of the supply voltages to differential amplifiers A belonging to the same group $G_1, G_2 \dots G_n$ will be equal. In particular, the value of the supply voltage to the differential amplifiers A belonging to each group $G_1, G_2 \dots G_n$ will be equal to the sum of the output voltages of the series-connected cells 12 corresponding to that group $G_1, G_2 \dots G_n$.

[0030] Typically, stack 18 supplies DC electrical energy to a load (not shown) connected between the negative stack output terminal 13 and the positive stack output terminal 17. As the magnitude of the load

applied to stack 18 changes, the stack current will change correspondingly. Changes in the stack current typically causes the stack voltage to change correspondingly. For a typical battery or fuel cell stack, as is well known in the art, the stack voltage decreases slightly as the stack current increases and the stack voltage increases slightly as the stack current decreases. Such changes or fluctuations in the stack voltage cause corresponding fluctuations in the supply voltages to the differential amplifiers A . Fluctuations in the supply voltages to the differential amplifiers A are acceptable provided that the supply voltage to each differential amplifier A continues to be greater than the minimum required supply voltage for that differential amplifier A and provided that the output 20 of each differential amplifier A continues to be less than the maximum output voltage capability of that differential amplifier A .

15 [0031] Several additional features of the present invention make the cell voltage monitoring device 10B and corresponding method more effective by increasing its immunity to fluctuations in the supply voltages to differential amplifiers A . These additional features include: (i) appropriately selecting the number of differential amplifiers A in each group $G_1, G_2 \dots G_n$; (ii) appropriately selecting the gain of the circuit of each differential amplifier A ; and (iii) determining circumstances in which an output 20 should be rejected as unreliable, and having means for disregarding unreliable outputs. These additional features of the present invention are described below.

25 [0032] The number of differential amplifiers A belonging to each group $G_1, G_2 \dots G_n$ is preferably selected so that the minimum expected supply voltage to the differential amplifiers A belonging to that group is greater than the minimum required supply voltage for each differential amplifier A in that group. As is well known in the art, the minimum required supply voltage of a differential amplifier A is a characteristic design feature of that differential amplifier A . For specific differential

30

amplifiers purchased from a manufacturer of differential amplifiers, the minimum required supply voltage for the specific differential amplifier is typically obtainable from the manufacturer. In cell voltage monitoring device 10B, as explained above, the value of the supply voltage to the differential amplifiers A belonging to a given group $G_1, G_2 \dots G_n$ is equal to the sum of the output terminal voltages of the series-connected cells 12 corresponding to that group. Accordingly, the expected value of the supply voltage to the differential amplifiers A belonging to one group $G_1, G_2 \dots G_n$ is equal to the sum of the expected output terminal voltages of the series-connected cells 12 corresponding to that group, and the minimum expected value of the supply voltage to the differential amplifiers A belonging to one group $G_1, G_2 \dots G_n$ is equal to the sum of the expected minimum output terminal voltages of the series-connected cells 12 corresponding to that group. The expected supply voltage and minimum expected supply voltage corresponding to each group $G_1, G_2 \dots G_n$ are variable within ranges determined by characteristic design features of the cells 12 corresponding to that group and by the number of differential amplifiers A and corresponding cells 12 belonging to that group. As the number of differential amplifiers A in each group $G_1, G_2 \dots G_n$ increases, and therefore also the number of corresponding cells 12 in that group, the value of the minimum expected supply voltage to those differential amplifiers A in the group increases. Each additional cell 12 measured by a corresponding additional differential amplifier A in a group $G_1, G_2 \dots G_n$ increases the supply voltage of the differential amplifiers A belonging to that group by the value of the output voltage of that additional cell 12. However, having too many differential amplifiers A in a group $G_1, G_2 \dots G_n$ may cause the supply voltages of the differential amplifiers A in that group to exceed certain design parameters of those differential amplifiers A , since the maximum expected supply voltage provided by the corresponding set of cells 12 to the differential amplifiers A must, of course, be kept

below the maximum allowable supply voltage for the differential amplifiers A . Further, having too many differential amplifiers A and corresponding cells 12 in a group $G_1, G_2 \dots G_n$ may give rise to the problem identified by Torii et al. with respect to background currents.

5 At the same time, having too many groups $G_1, G_2 \dots G_n$ may result in a corresponding need for a correspondingly large number of isolation circuits for converting differential amplifier outputs 20 from each of those groups $G_1, G_2 \dots G_n$ to a common reference ground for processing by a common CPU (as explained below). By appropriately selecting the

10 number of differential amplifiers A that belong to each group $G_1, G_2 \dots G_n$, the minimum expected supply voltage to the differential amplifiers A belonging to that group can be maintained greater than the minimum required supply voltage of each differential amplifier A in that group, all without exceeding design parameters for those differential amplifiers A

15 or needlessly causing background current problems. By such a selection, the supply voltage to the differential amplifiers A belonging to each group $G_1, G_2 \dots G_n$ will only become less than the minimum required supply voltage of each differential amplifier A in that group or more than the maximum in exceptional circumstances. Preferably, the

20 number of differential amplifiers A in each group $G_1, G_2 \dots G_n$ is selected such that the minimum expected supply voltage to the differential amplifiers A is significantly above the minimum required supply voltage for the differential amplifiers A in the group for all expected operating conditions; by doing so, even in the exceptional case

25 where several cells 12 within the group $G_1, G_2 \dots G_n$ fail completely, the expected supply voltage to the differential amplifiers A will still remain above the minimum required supply voltage for those differential amplifiers A .

[0033] Another way of making cell voltage monitoring device 10B

30 more immune to fluctuations in supply voltages to the differential amplifiers A involves selecting the gain of the circuit of each differential

amplifier *A* so that the maximum expected value of each output 20 is less than the maximum output capability of that differential amplifier *A*. The maximum output capability of a differential amplifier *A* is the maximum output voltage that the differential amplifier *A* can provide.

5 As is well known in the art, the maximum output capability of a differential amplifier *A* is dependent upon the supply voltage of that differential amplifier *A* and is typically a voltage which is equal to or slightly less than the supply voltage for that differential amplifier *A*. The relationship of dependency between the maximum output capability
10 of a differential amplifier *A* and its supply voltage is a characteristic design feature of that differential amplifier *A*. The maximum output capability of a specific differential amplifier, as a function of the supply voltage applied to it, is typically obtainable from the manufacturer. As described above, selecting a higher gain for the circuit of a differential
15 amplifier *A* produces an output having a greater voltage value for a given output voltage across the corresponding cell 12. The greater the value of an output 20, the greater the likelihood that the output 20 will exceed the maximum output capability of the corresponding differential amplifier *A*. If the gain of the circuit of a differential amplifier *A* is too
20 low, however, effective cell voltage monitoring will be compromised. By appropriately selecting the gain of the circuit of each differential amplifier *A*, the output 20 provided by each differential amplifier *A* can be maintained at a value less than the maximum output capability of that differential amplifier *A*.

25 [0034] The design of cell voltage monitoring device 10B as shown in FIG. 2 reduces the number of components in a cell voltage monitoring system. However, the design of both cell voltage monitoring device 10B and the prior art cell voltage monitoring device 10A in FIG. 1 produce outputs 20 proportional to the output voltages of
30 the cells 12 where the outputs 20 are referenced to different potentials along the stack 18. It is known in the art for such outputs 20 to be input

into a controller that implements the cell voltage monitoring method, but having each group $G_1, G_2 \dots G_n$ referenced to a different ground makes it difficult to process the outputs 20 using a common controller.

[0035] Preferably, the cell voltage monitoring device 10B converts
5 the outputs 20 from different groups $G_1, G_2 \dots G_n$ to a common reference ground for processing by a common controller. FIG. 3 is a circuit diagram implementing one possible method of converting outputs 20 to a common reference ground for processing by a controller in the form of a CPU 40. As shown in FIG. 3, the conversion may be done
10 by providing an analog isolator 30, such as an analog isolation amplifier, for each differential amplifier A and, in particular, by passing each output 20 through an analog isolator 30 to amplify and DC shift the analog voltage values of outputs 20 so that all the outputs 20 become referenced to a common analog ground reference. Each analog isolator
15 30 amplifies its input in a manner that isolates the circuitry connected to its output from the circuitry connected to its input. The gain of each analog isolator 30 may be of any suitable value, including greater than one, unity, or less than one. Once amplified and DC shifted to a common analog ground reference, the commonly referenced analog
20 outputs of the analog isolators 30 are preferably digitized before they are processed by CPU 40. FIG. 3 shows a single analog-to-digital converter (ADC) 32 which digitizes the outputs of the analog isolators 30. The sampled digital outputs of ADC 32 are then communicated to CPU 40, which may be any central processing unit, microprocessor or
25 computer capable of performing the digital processing of the present invention. The digitization performed by ADC 32 is voltage referenced to a voltage selected to ensure that the range of analog input voltages capable of being accurately digitized by ADC 32 encompasses the range of analog input voltages applied to the input of ADC 32. Voltage
30 referencing ADC 32 is accomplished by connecting the voltage reference terminal 34 of ADC 32 to a suitable voltage source. In the

embodiment illustrated in FIG. 3, the voltage source is the digital ground terminal 42 of CPU 40. It is not necessary that there be only one ADC 32 or only one CPU 40. As will be apparent to those skilled in the art, there are many possible schemes to communicate and process the outputs 20.

[0036] The method of converting outputs 20 to a common reference ground illustrated in FIG. 3 requires one analog isolator 30 for each cell 12, which greatly increases the cost of the system given the expense of analog isolators. For this reason, one preferred approach would be to first digitize the analog outputs 20 and then convert the digital outputs to a common reference ground using much cheaper digital conversion means. FIG. 4 is a circuit diagram of a preferred digital implementation of converting outputs 20 to a common reference ground, wherein analog outputs 20 are sampled by a plurality of ADC 32 (alternatively, a single with MUX), each implemented on an integrated circuit, without isolating those outputs 20 first. Preferably, there is at least one ADC 32 per group $G_1, G_2 \dots G_n$ which digitizes all outputs 20 corresponding to that group. The digitization performed by each ADC 32 is voltage referenced to a voltage selected to ensure that the range of analog input voltages capable of being accurately digitized by each ADC 32 typically encompasses the range of analog input voltages applied to the input of that ADC 32. Voltage referencing each ADC 32 is accomplished by connecting the voltage reference terminal 34 of each ADC 32 to a suitable voltage source. The suitable voltage source for each ADC 32 corresponding to a given group $G_1, G_2 \dots G_n$ may be an output terminal potential of one of the series-connected cells 12 corresponding to that same group. The output terminal potential of a cell 12 is the electrical potential at an output terminal 14, 16 of that cell 12. In the embodiment illustrated in FIG. 4, the reference voltage source for each ADC 32 is the electrical potential of the most negative output terminal 14 of the set of series-connected cells 12 corresponding

to the group $G_1, G_2 \dots G_n$ served by that ADC 32, which also corresponds to the respective reference ground $GND_1, GND_2 \dots GND_n$ for that group. However, other voltage referencing schemes determined by characteristic features of a particular ADC 32 may be used.

5 [0037] Referring to FIG. 4, the digital outputs of the plurality of ADC 32 are passed through digital isolators 36 which convert the digitized values to a common digital reference that is shared with the CPU 40. Each digital isolator 36 reproduces its input at its output in a manner which isolates the digital circuitry connected to its output from
10 the digital circuitry connected to its input. The digitally isolated outputs of the digital isolators 36 are communicated via serial bus 38 to CPU 40. The serial communication between each ADC 30 and CPU 40 can be any conceivable protocol – for example, SPI, RS-232, RS-485, or CAN Bus. Using ADC 32 with serial communication interfaces allows
15 the sampled voltages to be sent to CPU 40 through digital isolators 36 in the form of inexpensive digital opto-couplers or similar devices. From at least a cost perspective, the system shown in FIG. 4 using inexpensive digital isolators 36 is preferred over the system shown in FIG. 3 using expensive analog isolators. In the system illustrated in
20 FIG. 4, only one digital isolator 36 is required for each group $G_1, G_2 \dots G_n$, compared with one analog isolator 30 for each output 20 in the system in FIG. 3. The plurality of integrated circuit ADC 32 can also be replaced by inexpensive CPUs with their own onboard ADCs. Lastly, it is not necessary that there be only one ADC 32 per group $G_1, G_2 \dots G_n$, only one serial bus 38 or only one CPU 40. As will be
25 apparent to those skilled in the art, there are many possible schemes to communicate and process the outputs 20.

[0038] Reducing the number of groups $G_1, G_2 \dots G_n$ in cell voltage monitoring device 10B is desired to reduce the overall cost of cell
30 voltage monitoring device 10B, since the ability to compare outputs from different groups $G_1, G_2 \dots G_n$ or to collect outputs 20 into a

common CPU 40 requires the use of isolation circuits such as analog isolators 30 or digital isolators 36. As mentioned, such isolation circuits, especially analog isolators 30, are expensive, and it is therefore desirable to keep the number of isolation circuits as small as possible.

5 However, this does not necessarily mean that analog outputs 20 must be digitized, digitally isolated, and processed by a digital controller. It is possible to use process outputs 20 using entirely analog circuitry, but, to reduce costs, it is important to reduce the number of outputs 20 that need to be isolated.

10 [0039] FIG. 5 is a preferred analog method of converting outputs 20 to a common reference ground, whereby outputs 20 undergo some form of analog conditioning or filtering to reduce the number of signals before analog isolation to a common ground. Referring to FIG. 5, all outputs 20 in a given group $G_1, G_2 \dots G_n$ are processed by an analog
15 conditioner 44 to reduce the number of signals prior to processing by an analog isolator 30 for that group $G_1, G_2 \dots G_n$. In FIG. 5, each analog conditioner 44 receives all the outputs 20 of a corresponding group $G_1, G_2 \dots G_n$ and outputs to the analog isolator 30 only the maximum voltage 46 and minimum voltage 48 among those outputs 20. In an
20 alternative embodiment (not shown), analog conditioner 44 outputs the maximum voltage 46 and minimum voltage 48 as well as the average voltage among those outputs 20, in which case more than one analog isolator 30 may be needed per group $G_1, G_2 \dots G_n$. In either of these implementations, each analog conditioner 44 can be an analog
25 conditioning circuit such as that described in United States Patent No. 5,652,501 or any other conceivable analog circuit for reducing the number of voltage signals. By using analog conditioners 44 to reduce the number of signals, a reduced number of analog isolators 30 is required, thereby greatly reducing the cost of the circuit by reducing the
30 number of isolators.

[0040] Regardless of what approach is used to convert outputs 20 to a common reference ground for processing by CPU 40, the CPU 40 has a role to play in analyzing and disregarding unreliable outputs 20. Under exceptional circumstances, even appropriately selecting the number of cells 12 and differential amplifiers A in any given group G_1 , $G_2 \dots G_n$, and appropriately selecting the gains of the differential amplifiers A , will not be enough to prevent all erroneous outputs 20. For example, a problem can occur when the stack voltage of the stack 18 is very low during stack start-up or if a very large number of cells 12 corresponding to the same group G_1 , $G_2 \dots G_n$ fail at the same time. This could potentially result in the supply voltage to the differential amplifiers in a group G_1 , $G_2 \dots G_n$ falling below the minimum required supply voltage for those differential amplifiers A , or result in the outputs 20 being clipped below the proper value. The outputs 20 of those differential amplifiers A would be indeterminate in this condition, and could potentially, erroneously indicate a voltage corresponding to a "good" cell voltage, resulting in a dangerous misinterpretation of the operating health of the stack 18. Another corrective approach therefore relates to determining circumstances in which a measurement must be disregarded as unreliable, and having means for rejecting unreliable outputs and taking corrective action. A cell output voltage measurement can be determined to be unreliable by comparing the stack or group voltages and stack current measurements with a known stack polarization, and a CPU for processing such measurements can reject such unreliable measurements and take corrective action.

[0041] In a preferred embodiment of the invention, CPU 40 processes, including possibly rejecting, stored values corresponding to the outputs 20. Rejecting a stored value includes flagging the stored value as unreliable, discarding the stored value, or taking other action in response to a determination of unreliability. CPU 40 determines whether a given stored value should be rejected by considering

- measurements of the overall stack voltage and considering whether or not they fall within expected parameters, or by hardware circuitry that signals CPU 40 if the bank voltages of cells 12 within a group $G_1, G_2 \dots G_n$ are not sufficient. This hardware circuitry can be as simple as a
- 5 voltage comparator circuit.
- [0042] FIG. 6 is a graph with two curves 50, 52 showing respectively the expected and minimum allowable stack voltage for a given stack current. Referring to FIG. 6, a stack polarization curve 50 represents the expected stack voltage for a given stack current, and a
- 10 threshold level curve 52 represents the minimum acceptable stack voltage for a given stack current. Values of the stack voltage which are below the threshold level shown by the threshold level curve 52 in FIG. 6 are not within an acceptable range of stack voltages, and may be disregarded by CPU 40 as an overriding condition has been achieved.
- 15 In the preferred embodiment, CPU 40 will have stored in its memory data corresponding to the threshold level curve 52 shown in FIG. 6, and include software for comparing the measured stack voltage against the threshold level curve 52 for a given measured stack current. The overall stack voltage and the stack current are measured as part of the
- 20 cell voltage monitoring system of the invention, and are measured by circuitry and devices and methods which are well known in the art. For example, the stack current can be measured by a current sensor and be sampled by the CPU 40; the stack voltage can similarly be monitored with appropriate hardware so that it can be reliably measured at all
- 25 times regardless of the voltages corresponding to particular groups $G_1, G_2 \dots G_n$. If the stack voltage is less than the threshold level for a given stack current, CPU 40 may reject all stored values corresponding to the rejected outputs 20 and may likely take corrective or fault action, such as shutting down the stack 18.
- 30 [0043] As an alternative to continuously comparing the measured stack voltage against a known stack polarization curve, the cell voltage

monitoring system of the invention may simply include circuitry for monitoring the stack or group voltages and signaling CPU 40 when the measured stack or group voltage falls below a predetermined threshold. Also, the system may include software that compares measured stack voltage against expected levels periodically or at specific times.

5 [0044] As will be apparent to those skilled in the art in the light of the foregoing disclosure, many alterations and modifications are possible in the practice of this invention without departing from the spirit or scope thereof. For example, the digital communications

10 between ADC 32 and CPU 40 in FIG. 3 may be serial or parallel or any other suitable method of digital communications. Accordingly, the scope of the invention is to be construed in accordance with the substance defined by the following claims.